Technische Universität Ilmenau

Hardware Description Languages: Verilog, VHDL - Modultafeln of TU Ilmenau

The module lists provide information on the degree programmes offered by the TU Ilmenau.

Please refer to the respective study and examination rules and regulations for the legally binding curricula (Annex Curriculum).

You can find all details on planned lectures and classes in the electronic university catalogue.

Information and guidance on the maintenance of module descriptions by the module officers are provided at Module maintenance.

Please send information on missing or incorrect module descriptions directly to modulkatalog@tu-ilmenau.de.

module properties module number 200585 - common information
module number200585
departmentDepartment of Electrical Engineering and Information Technology
ID of group2144 (Electronic Circuits and Systems)
module leaderProf. Dr. Ralf Sommer
languageDeutsch
term Wintersemester
previous knowledge and experience

Digitale Schaltungstechnik, Entwurf integrierter Systeme

learning outcome

Die Studierenden sind nach der Vorlesung und dazu gehörigen Übungen in der Lage, auf verschiedenen Abstraktionsniveaus mittels einer Hardwarebeschreibungssprache zu modellieren. Sie besitzen die Fach- und Methodenkompetenz, die Modelle für Verifikation und Synthese entsprechend zu konfektionieren. Dabei sind sie in der Lage, applikationsspezifisch verschiedene Modellierungssprachen geeignet einzusetzen.

content

Motivation/Vorteile der Nutzung von Hardwarebeschreibungssprachen, Erlernen der syntaktischen Grundelemente von VHDL, Überblick über gängige Simulations- und Synthesewerkzeuge, Unterschiede zur Hardwarebeschreibungssprache Verilog, Simulation von VHDL-Designs, Synthesegerechte VHDL-Modellierung, Alternative Beschreibungskonzepte (SystemC)

Praktikumsinhalt:

  • praktische Übungen unter Verwendung der Simulations-
    und Synthesewerkzeuge von Synopsys
media of instruction and technical requirements for education and examination in case of online participation

Powerpoint-Präsentation, Folien, Tool-Präsentation mittels Beamer

literature / references

Hunter, R.D.; Johnson, T.T.: Indruction to VHDL, Springer US 1995
Sjoholm, St.; Lindh, L.: VHDL for Designers, Prentice Hall 1996
Reichard, J.: VHDL-Synthese, Oldenbourg 2009
Hoppe, B.: Verilog, Oldenbourg 2006

evaluation of teaching
Details reference subject
module nameHardware Description Languages: Verilog, VHDL
examination number2100927
credit points5
SWS4 (2 V, 1 Ü, 1 P)
on-campus program (h)45
self-study (h)105
obligationobligatory module
examoral examination performance, 20 minutes
details of the certificate
alternative examination performance due to COVID-19 regulations incl. technical requirements
signup details for alternative examinations
maximum number of participants
Details in degree program Bachelor Elektrotechnik und Informationstechnik 2021
module nameHardware Description Languages: Verilog, VHDL
examination number2100927
credit points5
on-campus program (h)45
self-study (h)105
obligationobligatory module
examoral examination performance, 20 minutes
details of the certificate
alternative examination performance due to COVID-19 regulations incl. technical requirements
signup details for alternative examinations
maximum number of participants
Details in degree program Bachelor Ingenieurinformatik 2013
module nameHardware Description Languages: Verilog, VHDL
examination number2100927
credit points5
on-campus program (h)45
self-study (h)105
obligationelective module
examoral examination performance, 20 minutes
details of the certificate
alternative examination performance due to COVID-19 regulations incl. technical requirements
signup details for alternative examinations
maximum number of participants